

#### 100G QSFP28 LR4 Optical Transceiver

P/N: EGS-QS28-LR4c-C



#### **Application:**

100GBASE-LR4 Ethernet Links

# 100G QSFP28 LR4 Optical Transceiver

#### Features:

- Hot pluggable QSFP28 MSA form factor
- Lane data rate of 25.78125Gb/s,27.953Gb/s
- Up to 10km reach for G.652 SMF
- Single +3.3V power supply
- Operating case temperature: 0 °C ~70 °C
- Transmitter: cooled 4x25Gb/s LAN WDM DFB TOSA
- Receiver: 4x25Gb/s PIN ROSA
- 4x28G Electrical Serial Interface (CEI-28G-VSR)
- Maximum power consumption 3.5W
- Duplex LC receptacle
- RoHS-6 compliant

# **General Description**

This product is a 100Gb/s transceiver module designed for optical communication applications compliant with 100GBASE-LR4 of the IEEE P802.3ba. The module converts 4 input channels of 25Gb/s electrical data to 4 channels of LAN WDM optical signals and then multiplexes them into a single channel for 100Gb/s optical transmission. Reversely on the receiver side, the module de-multiplexes a 100Gb/s optical input into 4 channels of LAN WDM optical signals and then converts them to 4 output channels of electrical data.

The central wavelengths of the 4 LAN WDM channels are 1295.56, 1300.05, 1304.58 and 1309.14 nm as members of the LAN WDM wavelength grid defined in IEEE 802.3ba. The high performance cooled LAN WDM DFB transmitters and high sensitivity PIN receivers provide superior performance for 100Gigabit Ethernet applications up to 10km links and compliant with optical interface with IEEE802.3ba Clause 88 100GBASE-LR4 requirements.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP+ Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference.



**Function Description** 

# 100G QSFP28 LR4 Optical Transceiver

#### P/N: EGS-QS28-LR4c-C

The transceiver module receives 4 channels of 25Gb/s electrical data, which are processed by a 4channel Clock and Data Recovery (CDR) IC that reshapes and reduces the jitter of each electrical signal. Subsequently, each of 4 DML laser driver IC's converts one of the 4 channels of electrical signals to an optical signal that is transmitted from one of the 4 cooled DML lasers which are packaged in the Transmitter Optical Sub-Assembly (TOSA). Each laser launches the optical signal in specific wavelength specified in IEEE802.3ba 100GBASE-LR4 requirements. These 4-lane optical signals will be optically multiplexed into a single fiber by a 4-to-1 optical WDM MUX. The optical output power of each channel is maintained constant by an automatic power control (APC) circuit. The transmitter output can be turned off by TX\_DIS hardware signal and/or 2-wire serial interface.

The receiver receives 4-lane LAN WDM optical signals. The optical signals are de-multiplexed by a 1-to-4 optical DEMUX and each of the resulting 4 channels of optical signals is fed into one of the 4 receivers that are packaged into the Receiver Optical Sub-Assembly (ROSA). Each receiver converts the optical signal to an electrical signal. The regenerated electrical signals are retimed and de-jittered and amplified by the RX portion of the 4-channel CDR. The retimed 4-lane output electrical signals are compliant with IEEE CAUI-4 interface requirements. In addition, each received optical signal is monitored by the DOM section. The monitored value is reported through the 2-wire serial interface. If one or more received optical signal is weaker than the threshold level, RX\_LOS hardware alarm will be triggered.

A single +3.3V power supply is required to power up this product. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. As per MSA specifications the module offers 7 low speed hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, this product responds to 2wire serial communication commands. The ModSelL allows the use of this product on a single 2-wire interface bus

- individual ModSelL lines must be used.

Egismos

Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP28 memory map.

The ResetL pin enables a complete reset, returning the settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until it indicates a completion of the reset interrupt. The product indicates this by posting an IntL (Interrupt) signal with the Data\_Not\_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

Low Power Mode (LPMode) pin is used as TX disable. If the LPMode pin is in the high state, the modulor will tune off the Laser.



### 100G QSFP28 LR4 Optical Transceiver

P/N: EGS-QS28-LR4c-C

Module Present (Mod PrsL) is a signal local to the host board which, in the absence of a product, is normally pulled up to the host Vcc. When the product is inserted into the connector, it completes the path to ground through a resistor on the host board and asserts the signal. ModPrsL then indicates its present by setting ModPrsL to a "Low" state.

Interrupt (IntL) pin is used as RX-LOS. When "Low", it indicates a RX-LOS assert. Other alarm asserting does not go though IntL pin.

#### **Absolute Maximum Ratings**

Egismos

It has to be noted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.

Parameter	Symbol	Min	Max	Units	Note
Storage Temperature	TS	-40	85	degC	
Operating Case Temperature	ТОР	0	70	degC	
Power Supply Voltage	VCC	-0.5	3.6	V	
Relative Humidity (non-condensation)	RH	0	85	%	
Damage Threshold, each Lane	THd	5.5		dBm	

**Recommended Operating Conditions** 

Parameter	Symbol	Min	Typical	Max	Units
Operating Case Temperature	Тор	0		70	degC
Power Supply Voltage	Vcc	3.135	3.3	3.465	V
Data Rate, each Lane		25.78		27.95	Gb/s
Control Input Voltage High		2		Vcc	V
Control Input Voltage Low		0		0.8	V
Link Distance with G.652	D	0.002		10	km

**Electrical Characteristics** 

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Symbol	Min	Typical	Max	Units	Notes
Power Consumption				3.5	W	
Supply Current	lcc			1.12	A	
Transmitter (each Lane)						
Differential Input Voltage Swing	Vin,pp			900	mVpp	
Differential Input Impedance	Zin	90	100	110	Ohm	
Receiver (each Lane)						
		100		400		
Differential Output Voltage Swing	Vout,pp	300		600	mVpp	1
		400		800		_

Notes: Output voltage is settable in 4 discrete ranges via I<sup>2</sup>C. Default range is 400 – 800 mV.



# **EGISMOS**

### 100G QSFP28 LR4 Optical Transceiver

P/N: EGS-QS28-LR4c-C

**Optical Characteristics** 

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Signaling Speed per Channel			25.78125		Gbps	
	LO	1294.53	/	1296.59	nm	
	L1	1299.02	/	1301.09	nm	
Lane Wavelength	L2	1303.54	/	1305.63	nm	
	L3	1308.09	/	1310.19	nm	
Transmitter				·		
Side Mode Suppression Ratio	SMSR	30			dB	
Total Average Launch Power	PT			10.5	dBm	
Average Launch Power, each Lane	PAVG	-4.3		4.5	dBm	
OMA, each Lane	Рома	-1.3		4.5	dBm	
Difference in Launch Power between any Two Lanes (OMA)	Ptx,diff			5	dB	
Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane		-2.3			dBm	
TDP, each Lane	TDP			2.2	dB	
Extinction Ratio	ER	4			dB	
RIN <sub>20</sub> OMA	RIN			-130	dB/Hz	
Optical Return Loss Tolerance	TOL			20	dB	
Transmitter Reflectance	R <sub>T</sub>			-12	dB	
Eye Mask{X1, X2, X3, Y1, Y2, Y3}		{0.25, 0.4	, 0.45, 0.25	, 0.28, 0.4}		1
Average Launch Power OFF Transmitter, each Lane	Poff			-30	dBm	
Receiver	1	1	1	1	1	1
Signaling Speed per Channel			25.7812		Gbps	
			5			
	LO	1294.53	/	1296.59	nm	
Lana Wayalangth	L1	1299.02	/	1301.09	nm	
Lane Wavelength	L2	1303.54	/	1305.63	nm	
	L3	1308.09	/	1310.19	nm	
Total Average Receive Power				10.5	dBm	
Average Receive Power, each Lane		-10.6		4.5	dBm	
Receive Power (OMA), each Lane				4.5	dBm	
Receiver Sensitivity (OMA), each Lane	SEN			-8.6	dBm	2



EGISMOS	100G QSFP28 LR4 Optical Transceiver			P/N: EGS-QS28-LR4c-C			
Stressed Receiver Sensitivity (OMA), each Lane	2			-6.8	dBm		
Difference in Receive Power between any Two Lanes (OMA)	Prx,diff			5.5	dB		
LOS Assert	LOSA	-25			dBm		
LOS De-assert	LOSD			-13	dBm		
LOS Hysteresis	LOSH	0.5		6	dB		

Notes:

- 1. Compliant with IEEE 802.3ba.
- 2. Measured with conformance test signal at receiver input for BER =  $1 \times 10^{-12}$ .

# **Transceiver Block Diagram**




Figure 1. Transceiver Block Diagram




Dcc no: EG-QS-T-PM-ST-5002 Form no: EG-QR-T-QA-0003

Date:2019.11.08



#### **Pin Assignment and Description**



Viewed from Top

Viewed from Bottom



#### **Pin Definition**

PIN	Logic	Symbol	Name/ Description	Notes
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Ground	1
8	LVTLL-I	ModSelL	Module Select	
9	LVTLL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	
14	CML-0	Rx3p	Receiver Non-Inverted Data Output	
15	CML-0	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	
18	CML-0	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1



P/N: EGS-QS28-L	100G QSFP28 LR4 Optical Transceiver		NOS	<b>FISN</b>
1	Ground	GND		20
	Receiver Inverted Data Output	Rx2n	CML-0	21
	Receiver Non-Inverted Data Output	Rx2p	CML-0	22
1	Ground	GND		23
1	Receiver Inverted Data Output	Rx4n	CML-O	24
	Receiver Non-Inverted Data Output	Rx4p	CML-O	25
1	Ground	GND		26
	Module Present	ModPrsL	LVTTL-O	27
	Interrupt	IntL	LVTTL-O	28
2	+3.3 V Power Supply transmitter	VccTx		29
2	+3.3 V Power Supply	Vcc1		30
	Low Power Mode	LPMode	LVTTL-I	31
1	Ground	GND		32
	Transmitter Non-Inverted Data Input	Тх3р	CML-I	33
	Transmitter Inverted Data Output	Tx3n	CML-I	34
1	Ground	GND		35
	Transmitter Non-Inverted Data Input	Tx1p	CML-I	36
	Transmitter Inverted Data Output	Tx1n	CML-I	37
1	Ground	GND		38

Notes:

1. GND is the symbol for signal and supply (power) common for QSFP28 modules. All are common within the QSFP28 module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.

2. VccRx, Vcc1 and VccTx are the receiver and transmitter power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown in Figure 3 below. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP28 transceiver module in any combination. The connector pins are each rated for a maximum current of 1000mA.




Dcc no: EG-QS-T-PM-ST-5002 Form no: EG-QR-T-QA-0003

Date:2019.11.08

# **EGISMOS**

P/N: EGS-QS28-LR4c-C

**Recommended Power Supply Filter** 





## **Digital Diagnostic Functions**

The following digital diagnostic characteristics are defined over the Recommended Operating Environment unless otherwise specified. It is compliant with SFF-8436.

Parameter	Symbol	Min	Max	Units	Notes
Temperature monitor absolute	DMI_Temp	-3	3	degC	Over operating
error					temperature range
Supply voltage monitor absolute error	DMI_VCC	-3%	+3%	V	Over full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	Ch1~Ch4
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	




Date:2019.11.08

# **EGISMOS**

P/N: EGS-QS28-LR4c-C

Unit: mm

## **Mechanical Design Diagram**



#### ESD

This transceiver is specified as ESD threshold 1KV for SFI pins and 2KV for all others electrical input pins, tested per MIL-STD-883, Method 3015.4/ JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

## Laser Safety

This is a Class 1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).



Dcc no: EG-QS-T-PM-ST-5002 Form no: EG-QR-T-QA-0003 Date:2019.11.08



Sum Up

Specification										
Part No	Package	Data rate per Lane	Laser	Optical Power	Detector	Max. Receive Sensitivity (OMA)	Temp	Reach	Other	Application code
EGS-QS28-LR4c-C	QSFP28	25.78 Gbps each Channel	4 DML	-4.3~ +4.5 each Channel	PIN	-8.6dBm each Channel	0~70° C	10km	DDM RoHS	100GBASE- LR4 Ethernet



Date:2019.11.08

Dcc no: EG-QS-T-PM-ST-5002 Form no: EG-QR-T-QA-0003